INFORMATION DISCLOSURE CITATION PTO-1449			Customer Number: 26615			ATTORNEY'S DKT No. H1134 APPLICANT(S) Srikanteswara Dakshina FILING DATE August 5, 2003		APPLICATION No. Unassigned a-Murthy et al. GROUP Unassigned		
			U.S	. PATENT DO	CU	MENTS				
EXAMINER'S INITIALS				N.	NAME		CLASS	SUBCLASS	FILING DATE	
			_	· · · · · · · · · · · · · · · · · · ·						
			_			/	-			
		-	+		_]	
									<u> </u>	
			1		- 7.7				<u></u>	
		Ę	OREIC	ON PATENT D	OC	UMENTS			: ×.	
EXAMINER'S INITIALS	PATENT NO.	DATE	DATE		COUNTRY		CLASS	SUBCLASS	Trans Yes	lation No
	1					·				
		/								
				And the second	Server.	2 - 1	South Tales on	and the same of th		
	OTHER DOCU	MENTS	Inclu	ding Author.	Title	Date, Perti	nent Page	s, Etc.) 🐔		1
TL	Digh Hisamoto et al., "FinFET-A Self-Aligned Double-Gate MOSFET Scalable to 20 nm," IEEE Transactions on Electron Devices, Vol. 47, No. 12, December 2000, pages 2320-2325.									
TL	Yang-Kyu Choi et al., "Sub-20nm CMOS FinFET Technologies," 2001 IEEE, IEDM, pages 421-424.									
7	Xuejue Huang et al., "Sub-50 nm P-Channel FinFET," IEEE Transactions on Electron Devices, Vol. 48, No. 5, May 2001, pages 880-886.									
TL.	Xuejue Huang et al., "Sub 50-nm FinFET: PMOS," 1999 IEEE, IEDM, pages 67-70.									
\mathbb{A}	Yang-Kyu Choi et al., "Nanoscale CMOS Spacer FinFET for the Terabit Era," IEEE Electron Device Letters, Vol. 23, No. 1, January 2002, pages 25-27.									
EXAMINER	Thank	DA	DATE CONSIDERED							

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).